IoT controllers to high-performance Linux capable cores—all from the same codebase!
Overview
The Core-hub Generator, an automated toolchain, allows users to configure core components. It produces a synthesizable Core-hub instance, along with fabric, uncore, and accelerators. Leveraging RISCV-CONFIG technology, users have fine-grain control over architectural choices, translated to RTL by InCore's Core-hub Generators.
Core-hubs: Your Quickstart to Efficient SoC Development!
Customizable RISC-V cores, versatile interconnect fabrics, standard RISC-V UnCore components, and performance-enhancing accelerators.
Key Features
Robust tech stack
We use BSV, Python, eUVM to achieve rapid design space exploration & prototyping capabilities within the Core-hubs.
Massive configurability
Baseline cores-hubs can further be configured & finetuned at the ISA & uarch levels to meet PPA targets.
Holistic collaterals
Automated generation of Documentation, Physical Design collaterals, FPGA collaterals, ASIC collaterals and Software Toolchain, ensuring rapid design and integration into the SoC.
High quality IP
Core-hubs feature a highly configurable verification environment utilizing novel tech such as eUVM and ASM generators to create comprehensive test cases for maximum IP coverage.
| Core-hub series | Pipeline Stages | Max ISA | Issue width | Multi-core capability | Target segments |
|---|---|---|---|---|---|
| Azurite | 2 | RV [32|64] IMAFBPCU | 1 | Non-coherent | Deeply embedded |
| Calcite | 5 | RV [32|64] IMAFDBPCHSU | 1 | Coherent | Embedded & Industrial |
| Dolomite | 8-10 | RV [32|64] IMAFDBPCHSUV | 2 | Coherent | Application & high performance edge computing |
Azurite Core-hub Generator
Efficient, small and low-power. Azurite targets embedded applications like motor control, IoT devices, wearables and smart cards.
Key features:
- An in-order 2-stage 64/32-bit processor supporting the latest subset of the ISA
- Supports RISC-V ISA: RV[64|32]IMACUBP
- Single issue
- Targets mid-range compute systems: 150-300 MHz
- Variants for low-power and resource constrained applications
- Supports the OpenOCD based debug environment through JTAG
- Non-invasive Debug architecture and Trigger support
- PMP Support
- Positioned against ARM’s Cortex M0-M4
Note: While the Core-hub generator license can offer you multiple instances of the Core-hub, we provide you the option to license individual customized Core-hub instances as well.
Resources
Calcite Core-hub Generator
Powerful and Linux-capable. Calcite is designed for the embedded and industrial segments, targeting applications from POS terminals to IP cameras.
Key features:
- An in-order 5-stage 64/32-bit processor
- Supports RISC-V ISA: RV[64|32]IMAFDCSU [HBP]
- Single issue
- Targets mid-range compute systems: 500-800MHz
- Supports RISC-V Linux, secure L4
- Variants for low-power and high-performance
- Positioned against ARM Cortex A5/A35
- MMU and PMP support
- Single and Double Precision Floating point units compliant with IEEE-754
- Supports the OpenOCD based debug environment through JTAG
- Non-invasive Debug architecture
Note: While the Core-hub generator license can offer you multiple instances of the Core-hub, we provide you the option to license individual customized Core-hub instances as well.
Resources
Dolomite Core-hub Generator (Coming Soon)
Optimized for entry level mobile and high-performance embedded applications. Dolomite is ideal for entry level mobile devices, storage solutions, and high-performance embedded systems. Engineered for wider-issue and enhanced throughput, delivering peak single-thread performance for its design class.
Key features: (coming soon)
Specifications: (coming soon)
Note: While the Core-hub generator license can offer you multiple instances of the Core-hub, we provide you the option to license individual customized Core-hub instances as well.
Resources
sales enquiry
Latest news and articles
view more resources
Driving India’s Semiconductor Revolution: The Role of Fabless Startups
Embracing RISC-V and Open-Source Hardware
Empowering India’s Chip Design Renaissance: Insights from InCore CEO Madhusudan G.S.
The Legacy of Professor Veezhinathan Kamakoti
Unlocking India’s Semiconductor Potential: A Conversation with InCore Semiconductors CEO
InCore Semiconductors: Pioneering RISC-V Chip Design Revolution
Accelerating India’s RISC-V Chip Design Landscape
Spotlight on India’s Semiconductor Industry: Insights from the futureDESIGN Roadshow
InCore Secures $3M Seed Funding from Sequoia Capital India
Fueling Innovation: InCore Semiconductors and Jarvis Secure Seed Funding for Deeptech Solutions
